

10/068014  
02/05/02  
JC 3-983

PATENT NUMBER and  
ISSUE DATE

U.S. UTILITY Patent Application

APPL NUM 10068014	FILING DATE 02/05/2002	CLASS <del>257</del> 438	SUBCLASS <del>382</del> 382	GAU <del>2812</del> 2812	EXAMINER Mandala
<b>**APPLICANTS:</b> Joyner Keith; Rodder Mark;					
<b>**CONTINUING DATA VERIFIED:</b> THIS APPLN CLAIMS BENEFIT OF 60/266,899 02/06/2001					
<b>** FOREIGN APPLICATIONS VERIFIED:</b>					
PG-PUB		DO NOT PUBLISH <input type="checkbox"/>		RESCIND <input type="checkbox"/>	
Foreign priority claimed <input type="checkbox"/> yes <input type="checkbox"/> no 35 USC 119 conditions met <input type="checkbox"/> yes <input type="checkbox"/> no Verified and Acknowledged Examiners's initials				ATTORNEY DOCKET NO TI-29912	
TITLE : Method for manufacturing and structure for transistors with reduced gate to contact spacing <small>U.S. DEPT. OF COMM. (PAT. &amp; TM.) PTO-426L (Rev. 12-94)</small>					

<b>NOTICE OF ALLOWANCE MAILED</b>		Assistant Examiner		<b>CLAIMS ALLOWED</b>	
				Total Claims	Print Claim for O.G.
<b>ISSUE FEE</b>		Primary Examiner		<b>DRAWING</b>	
Amount Due	Date Paid			Sheets Drwg.	Figs. Drwg.
<input type="checkbox"/> <b>TERMINAL DISCLAIMER</b>		<b>PREPARED FOR ISSUE</b>		Application Examiner	
<b>WARNING:</b> The information disclosed herein may be restricted. Unauthorized disclosure may be prohibited by the United States Code Title 35, Sections 122, 181 and 368, Possession outside the U.S. Patent & Trademark Office is restricted to authorized employees and contractors only.					

FILED WITH:

☐ DISK (CRF)

☐ CD-ROM  
(Attached in pocket on right inside flap)